The goal of CTS is to minimize skew and phase delay
For Performance and stability of a synchronized system, we need an efficient Clock Tree Synthesis methodology to design clock distribution network. In a system-on-chip(SOC) design environment, CTS effectively distributes clock signals from clock sources to synchronized points on layout design.
Routing is the process of creating physical connections based on logical connectivity
Routing considered Signal Integrity, timing, design for yield and also physical DRC requirements
The SI Driven routing reduced coupling capacitance by spreading adjacent wires.
The router reduces coupling capacitance by
- Spreading wires apart
- Changing metal layers
- Minimizing parallel long wire
- Buffer insertion
- Antenna Rule Check
DRC (Design Rule Check)
- Run Verify Tool for Design Rule Checkin
LVS (LAYOUT Versus Schematic)
- Compare LAYOUT with Schematic
주식회사 아르고 TEL : 031)713-0607 FAX : 031)713-0207 e-mail : firstname.lastname@example.org
Copyright ⓒ ARGO Co.,LTD. All rights reserved.