With its wide experience in High Speed/Low Power/HPDF Design, ARGO offers optimized Physical Design Implementation Service and provides highest quality of silicon reflecting the emerging design quality issues.
Emerging Design Quality Issue
Chip Size / Yield / IR-Drop, Rise / IVD / Electro Migration / Signal Integration / On Chip Variation / Temperature / High Frequency / Delay / OPC / DFM, DFY / Shielding / Multi-Corner
Specifies the design’s die size for low cost
Estimates the congestion for design routable
Estimates the parasitic for delay calculation
Analysis power for reliability
Add core, block ring
Add Stripes over Macro within the overall design
Routing standard cell pins
Lower Power Aware
Bump Arrays & RDL Routing for Flip-Chip Design
Timing and congestion consideration during placement
Places the spare cells within the overall core area
places JTAG cells around the periphery of the core area
Logic Optimization can include the following operations
The goal of CTS is to minimize skew and phase delay
For Performance and stability of a synchronized system, we need an efficient Clock Tree Synthesis methodology to design clock distribution network. In a system-on-chip(SOC) design environment, CTS effectively distributes clock signals from clock sources to synchronized points on layout design.
Routing is the process of creating physical connections based on logical connectivity
Routing considered Signal Integrity, timing, design for yield and also physical DRC requirements
The SI Driven routing reduced coupling capacitance by spreading adjacent wires.
The router reduces coupling capacitance by
- Spreading wires apart
- Changing metal layers
- Minimizing parallel long wire
- Buffer insertion
- Antenna Rule Check
DRC (Design Rule Check)
- Run Verify Tool for Design Rule Checkin
LVS (LAYOUT Versus Schematic)
- Compare LAYOUT with Schematic
ARGO Co., Ltd. TEL : 82-31-713-0607 FAX : 82-31-713-0207 e-mail : email@example.com
Copyright ⓒ ARGO Co., Ltd. All rights reserved.